Analyzing Reconvergent Fanouts in Gate Delay Fault Simulation
نویسندگان
چکیده
To determine the quality of gate delay tests, Min/Max delay fault simulation must determine the detectable sizes of faults. In conventional Min/Max timing simulation, correlations at the inputs of reconvergent gates are ignored. This paper shows how correlation information can be used when fanouts reconverge to produce more accurate results.
منابع مشابه
More Accurate Polynomial-Time Min-Max Timing Simulation
We describe a polynomial-time algorithm for min-max timing simulation of combinational circuits. Our algorithm reports conservative bounds on the propagationdelays from each primary input to each gate, for use in the timing verification of fundamental-mode asynchronous circuits. A new reconvergent fanout analysis technique is presented. Our algorithm produces more accurate results than previous...
متن کاملReliability evaluation of logic circuits using probabilistic gate models
Please cite this article in press as: Han J et a doi:10.1016/j.microrel.2010.07.154 Logic circuits built using nanoscale technologies have significant reliability limitations due to fundamental physical and manufacturing constraints of their constituent devices. This paper presents a probabilistic gate model (PGM), which relates the output probability to the error and input probabilities of an ...
متن کاملMin-Max Timing Analysis and An Application to Asynchronous Circuits
Modern high-performance asynchronous circuits depend on timing constraints for correct operation, so timing analyzers are essential asynchronous design tools. In this paper, we present a 13-valued abstract waveform algebra and a polynomial-time min-max timing simulation algorithm for use in efficient, approximate timing analysis of asynchronous circuits with bounded component delays. Unlike sev...
متن کاملTransistor-Level Fault Detection Based on Power Consumption
Gate level fault models, although simplify test pattern generation and permit to gather diierent faults into equivalence classes, in some case are unrealistic and may lead to test invalidation since they do not take into account the physical aspects of the problem. In general all the faults that may aaect a circuit may be divided into shorts and opens, a logic test may not be able to detect all...
متن کاملEnhanced Dual-Transition Probabilistic Power Estimation with Selective Supergate Analysis
Consideration of pairs of transition in probabilistic simulation allows power estimation for digital circuits in which inertial delays can filter glitches [5]. However, the merit of the method is not fully realized because of the way probabilistic simulation approximates spatial correlations of signals in the presence of delays. In this paper, we use supergate partitions (enclosing reconvergent...
متن کامل